

IN THE CLAIMS:

Please amend claims 1 and 37, as set forth below. Please note that all claims currently pending in the application are included below for clarity, and a marked up version of the amended claims is appended at the end of this response.

CI
Sub
F-1

1 1. (Three Times Amended) A thermal management system for an integrated
2 circuit die comprising:
3 a temperature detection element formed directly on the integrated circuit die, the
4 temperature detection element including at least one temperature sensor having an
5 output;
6 a power modulation element formed directly on the integrated circuit die, the power
7 modulation element to reduce power consumption of the integrated circuit die in
8 response to the output of the at least one temperature sensor;
9 a control element formed directly on the integrated circuit die, the control element
10 including at least one register to provide an enable/disable bit for the thermal
11 management system; and
12 a visibility element formed directly on the integrated circuit die, the visibility element to
13 indicate a status of the output of the at least one temperature sensor.

1 2. (Amended) The system of claim 1, the at least one temperature sensor
2 comprising:
3 a reference voltage source providing a reference voltage;
4 a programmable voltage source providing a programmable voltage proportional to a
5 temperature of the integrated circuit die; and
6 a comparator having one input coupled via a first signal line to the reference voltage
7 source and another input coupled via a second signal line to the programmable
8 voltage source, the comparator to provide a signal at the output of the at least one
9 temperature sensor in response to the programmable voltage substantially
10 equaling the reference voltage.

1 3. (Amended) The system of claim 2, further comprising a pulse dampener
2 coupled to the first signal line, the pulse dampener to at least partially remove electrical
3 noise from the reference voltage.

1 4. (Amended) The system of claim 2, further comprising an analog filter
2 coupled to the second signal line and the first signal line, the analog filter to detect
3 voltage spikes present in the reference voltage and to add substantially identical voltage
4 spikes to the programmable voltage.

1 5. (Amended) The system of claim 2, further comprising a digital filter
2 coupled to an output of the comparator, the digital filter including an up-down counter to
3 count clock pulses, the up-down counter to increment once for each clock pulse detected
4 when the comparator output is at a first state and to decrement once for each clock pulse
5 detected when the comparator output is at a second state.

1 6. (Amended) The system of claim 1, the control element further including
2 at least one of a register to selectively disengage a specified portion of the thermal
3 management system, a register to enable the thermal management system in response to
4 an occurrence of an external event, a register to force the thermal management system
5 active while overriding a disable bit provided by the at least one register, and a register to
6 allow external software and hardware to enable the thermal management system.

1 7. (Amended) The system of claim 1, the visibility element including at least
2 one of a register to indicate the status of the temperature sensor output, a register to
3 provide a sticky bit, a counter to count a number of lost clock cycles resulting from
4 operation of the thermal management system, and circuitry to generate an interrupt when
5 the output of the at least one temperature sensor transitions to a different state.

1

1
1 8. (Amended) The system of claim 1, the power modulation element to
2 reduce the power consumption of the integrated circuit die by performing at least one of
3 lowering a supply voltage to the integrated circuit die, lowering a frequency of a clock
4 signal provided by internal clock circuitry on the integrated circuit die, performing clock
5 gating of the clock signal provided by the internal clock circuitry, performing clock
6 throttling of the clock signal provided by the internal clock circuitry, selectively blocking
7 clock pulses of the clock signal provided by the internal clock circuitry, disabling at least
8 one of a plurality of functional units on the integrated circuit die, limiting instructions
9 sent to at least one of the plurality of functional units on the integrated circuit die, and
10 changing a behavior of at least one of the plurality of functional units on the integrated
11 circuit die.

1 9. (Amended) A microprocessor comprising:
2 a die having a plurality of functional units formed thereon;
3 internal clock circuitry formed on the die and coupled to at least one of the plurality of
4 functional units; and
5 a thermal management system formed directly on the die, the thermal management
6 system including
7 a temperature detection element including at least one temperature sensor
8 having an output;
9 a power modulation element to reduce power consumption of at least one
10 of the functional units in response to the output of the at least one
11 temperature sensor;
12 a control element including at least one register to provide an
13 enable/disable bit for the thermal management system; and
14 a visibility element to indicate a status of the output of the at least one
15 temperature sensor.

1 10. (Amended) The microprocessor of claim 9, the at least one temperature
2 sensor comprising:
3 a reference voltage source providing a reference voltage;
4 a programmable voltage source providing a programmable voltage proportional to a
5 temperature of the die; and
6 a comparator having one input coupled via a first signal line to the reference voltage
7 source and another input coupled via a second signal line to the programmable
8 voltage source, the comparator to provide a signal at the output of the at least one
9 temperature sensor in response to the programmable voltage substantially
10 equaling the reference voltage.

1 11. (Amended) The microprocessor of claim 10, further comprising a pulse
2 dampener coupled to the first signal line, the pulse dampener to at least partially remove
3 electrical noise from the reference voltage.

1 12. (Amended) The microprocessor of claim 10, further comprising an analog
2 filter coupled to the second signal line and the first signal line, the analog filter to detect
3 voltage spikes present in the reference voltage and to add substantially identical voltage
4 spikes to the programmable voltage.

1 13. (Amended) The microprocessor of claim 10, further comprising a digital
2 filter coupled to an output of the comparator, the digital filter including an up-down
3 counter to count clock pulses, the up-down counter to increment once for each clock
4 pulse detected when the comparator output is at a first state and to decrement once for
5 each clock pulse detected when the comparator output is at a second state.

1 14. (Amended) The microprocessor of claim 9, the control element further
2 including at least one of a register to selectively disengage a specified portion of the
3 thermal management system, a register to enable the thermal management system in
4 response to an occurrence of an external event, a register to force the thermal
5 management system active while overriding a disable bit provided by the at least one
6 register, and a register to allow external software and hardware to enable the thermal
7 management system.

1 15. (Amended) The microprocessor of claim 9, the visibility element
2 including at least one of a register to indicate the status of the temperature sensor output,
3 a register to provide a sticky bit, a counter to count a number of lost clock-cycles
4 resulting from operation of the thermal management system, and circuitry to generate an
5 interrupt when the output of the at least one temperature sensor transitions to a different
6 state.

1 16. (Amended) The microprocessor of claim 9, the power modulation
2 element to reduce the power consumption of the at least one functional unit by
3 performing at least one of lowering a supply voltage to the die, lowering a frequency of a
4 clock signal provided by the internal clock circuitry, performing clock gating of the clock
5 signal provided by the internal clock circuitry, performing clock throttling of the clock
6 signal provided by the internal clock circuitry, selectively blocking clock pulses of the
7 clock signal provided by the internal clock circuitry, disabling at least one of the plurality
8 of functional units on the die, limiting instructions sent to at least one of the plurality of
9 functional units on the die, and changing a behavior of at least one of the plurality of
10 functional units on the die.

1 17. (Twice Amended) A computer system comprising:
2 at least one memory device coupled to a bus; and
3 at least one microprocessor coupled to the bus, the at least one microprocessor including
4 a die having a plurality of functional units formed thereon;
5 internal clock circuitry formed on the die and coupled to at least one of the
6 plurality of functional units; and
7 a thermal management system located on the die, the thermal management
8 system including
9 a temperature detection element formed directly on the die,
10 the temperature detection element including at least
11 one temperature sensor having an output;
12 a power modulation element formed directly on the die, the
13 power modulation element to reduce power
14 consumption of at least one of the functional units
15 in response to the output of the at least one
16 temperature sensor;
17 a control element formed directly on the die, the control
18 element including at least one register to provide an
19 enable/disable bit; and
20 a visibility element formed directly on the die, the visibility
21 element to indicate a status of the output of the at
22 least one temperature sensor.

1 18. (Amended) The computer system of claim 17, the at least one temperature
2 sensor comprising:

3 a reference voltage source providing a reference voltage;

4 a programmable voltage source providing a programmable voltage proportional to a
5 temperature of the die; and

6 a comparator having one input coupled via a first signal line to the reference voltage
7 source and another input coupled via a second signal line to the programmable
8 voltage source, the comparator to provide a signal at the output of the at least one
9 temperature sensor in response to the programmable voltage substantially
10 equaling the reference voltage.

1 19. (Amended) The computer system of claim 18, further comprising a pulse
2 dampener coupled to the first signal line, the pulse dampener to at least partially remove
3 electrical noise from the reference voltage.

1 20. (Amended) The computer system of claim 18, further comprising an
2 analog filter coupled to the second signal line and the first signal line, the analog filter to
3 detect voltage spikes present in the reference voltage and to add substantially identical
4 voltage spikes to the programmable voltage.

1 21. (Amended) The computer system of claim 18, further comprising a digital
2 filter coupled to an output of the comparator, the digital filter including an up-down
3 counter to count clock pulses, the up-down counter to increment once for each clock
4 pulse detected when the comparator output is at a first state and to decrement once for
5 each clock pulse detected when the comparator output is at a second state.

1 22. (Amended) The computer system of claim 17, the control element further
2 including at least one of a register to selectively disengage a specified portion of the
3 thermal management system, a register to enable the thermal management system in
4 response to an occurrence of an external event, a register to force the thermal
5 management system active while overriding a disable bit provided by the at least one
6 register, and a register to allow external software and hardware to enable the thermal
7 management system.

1 23. (Amended) The computer system of claim 17, the visibility element
2 including at least one of a register to indicate the status of the temperature sensor output,
3 a register to provide a sticky bit, a counter to count a number of lost clock cycles
4 resulting from operation of the thermal management system, and circuitry to generate an
5 interrupt when the output of the at least one temperature sensor transitions to a different
6 state.

1 24. (Amended) The computer system of claim 17, the power modulation
2 element to reduce the power consumption of the at least one functional unit by
3 performing at least one of lowering a supply voltage to the die, lowering a frequency of a
4 clock signal provided by the internal clock circuitry, performing clock gating of the clock
5 signal provided by the internal clock circuitry, performing clock throttling of the clock
6 signal provided by the internal clock circuitry, selectively blocking clock pulses of the
7 clock signal provided by the internal clock circuitry, disabling at least one of the plurality
8 of functional units on the die, limiting instructions sent to at least one of the plurality of
9 functional units on the die, and changing a behavior of at least one of the plurality of
10 functional units on the die.

1 25. (Twice Amended) A method comprising:
2 providing an enable bit to a register to activate a thermal management system of a die;
3 measuring a temperature on the die with a sensor of the thermal management system;
4 providing a first state at an output of the sensor when the temperature is below a trip
5 point;
6 providing a second state at the sensor output when the temperature equals or exceeds the
7 trip point;
8 in response to the sensor output having the second state, engaging a power reduction
9 mechanism for a specified time period to reduce power consumption of the die;
10 polling the sensor output after expiration of the specified time period;
11 engaging the power reduction mechanism for at least another one of the specified time
12 periods if the sensor output exhibits the second state; and
13 halting the power reduction mechanism when the sensor output exhibits the first state.

1 26. (Amended) The method of claim 25, further comprising engaging the
2 power reduction mechanism to perform at least one of lowering a supply voltage to the
3 die, lowering a frequency of a clock signal provided by internal clock circuitry on the die,
4 performing clock gating of the clock signal provided by the internal clock circuitry,
5 performing clock throttling of the clock signal provided by the internal clock circuitry,
6 selectively blocking clock pulses of the clock signal provided by the internal clock
7 circuitry, disabling at least one of a plurality of functional units on the die, limiting
8 instructions sent to at least one of the plurality of functional units on the die, and
9 changing a behavior of at least one of the plurality of functional units on the die.

1 27. (Amended) The method of claim 25, further comprising providing an
2 enable bit to the register from an external operating system.

1

1 31. (Twice Amended) The method of claim 25, further comprising:
2 incrementing an up-down counter coupled with the sensor output once for every clock
3 pulse of the clock signal provided by the internal clock circuitry when the sensor
4 output exhibits the first state; and
5 decrementing the up-down counter once for every clock pulse of the clock signal
6 provided by the internal clock circuitry when the sensor output exhibits the
7 second state.

1 32. (Amended) The method of claim 25, further comprising:
2 defining a plurality of trip temperatures, a highest of the plurality of trip temperatures
3 corresponding to the trip point;
4 assigning a plurality of duty cycle values to the plurality of trip temperatures, one duty
5 cycle value of the plurality of duty cycle values corresponding to at least one of
6 the plurality of trip temperatures; and
7 providing a clock signal from the internal clock circuitry exhibiting the one duty cycle
8 value in response to the temperature substantially equaling that at least one
9 corresponding trip temperature.

1 33. (Twice Amended) The method of claim 25, further comprising counting a
2 number of lost clock cycles resulting from engagement of the power reduction
3 mechanism.

1 34. (Amended) An apparatus comprising:
2 a temperature detection element, the temperature detection element including at least one
3 temperature sensor having an output;
4 a power modulation element, the power modulation element to reduce power
5 consumption of an integrated circuit die in response to the output of the at least
6 one temperature sensor;
7 a visibility element, the visibility element to indicate a status of the output of the at least
8 one temperature sensor, the visibility element including
9 a register to indicate the status of the output of the at least one temperature sensor;
10 a register providing a sticky bit;
11 a counter to count a number of lost clock cycles resulting from operation of the
12 apparatus; and
13 circuitry to generate an interrupt when the output of the at least one temperature
14 sensor transitions to a different state.

1 35. (Amended) The apparatus of claim 34, further including a control
2 element, the control element comprising:
3 a register to provide an enable/disable bit for the apparatus;
4 a register to selectively disengage a specified portion of the apparatus;
5 a register to enable the apparatus in response to an occurrence of an external event;
6 a register to force the apparatus active while overriding a disable bit provided at the
7 enable/disable bit; and
8 a register to allow external software and hardware to enable the apparatus.

1 36. (Amended) The system of claim 34, the power modulation element to
2 reduce the power consumption of the integrated circuit die by performing at least one of
3 lowering a supply voltage to the integrated circuit die, lowering a frequency of a clock
4 signal provided by internal clock circuitry on the integrated circuit die, performing clock
5 gating of the clock signal provided by the internal clock circuitry, performing clock
6 throttling of the clock signal provided by the internal clock circuitry, selectively blocking
7 clock pulses of the clock signal provided by the internal clock circuitry, disabling at least
8 one of a plurality of functional units on the integrated circuit die, limiting instructions
9 sent to at least one of the plurality of functional units on the integrated circuit die, and
10 changing a behavior of at least one of the plurality of functional units on the integrated
11 circuit die.

CP2
Sub
P1
1 37. (Twice Amended) A method of forming a thermal management system
2 for an integrated circuit die comprising:
3 forming a temperature detection element directly on the die;
4 forming a power modulation element directly on the die;
5 forming a control element directly on the die; and
6 forming a visibility element directly on the die.

1 38. The method of claim 37, further comprising calibrating a temperature
2 sensor associated with the temperature detection element.

1 39. The method of claim 37, further comprising forming at least one
2 functional unit on the die.

1 40. The method of claim 39, further comprising forming circuitry on the die
2 common to the at least one functional unit and at least one of the temperature detection
3 element, power modulation element, control element, and visibility element.